# chipsalliance/synlig

<https://repo.masters-masters.com/en/repos/chipsalliance/synlig>

[Home](https://repo.masters-masters.com/en) › [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) › [synlig](https://repo.masters-masters.com/en/repos/chipsalliance/synlig)

chipsalliance/synlig has 237 stars on GitHub. Its RepoMasters card: Prototype tier. SystemVerilog synthesis tool Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [chipsalliance](https://repo.masters-masters.com/en/owners/chipsalliance) |
| Stars | 237 |
| Forks | 29 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2021 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [chipsalliance/synlig](https://github.com/chipsalliance/synlig) |

## Repository

SystemVerilog synthesis tool

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by chipsalliance

- [chipsalliance/chisel · ★ 4,827 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/chisel)
- [chipsalliance/rocket-chip · ★ 3,895 · Scala · RC](https://repo.masters-masters.com/en/repos/chipsalliance/rocket-chip)
- [chipsalliance/verible · ★ 1,974 · C++ · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/verible)
- [chipsalliance/riscv-dv · ★ 1,375 · Python · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/riscv-dv)
- [chipsalliance/Cores-VeeR-EH1 · ★ 971 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH1)
- [chipsalliance/firrtl · ★ 748 · Scala · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/firrtl)

## Nearby in Verilog

- [soDLA-publishment/soDLA · ★ 241 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/soDLA-publishment/soDLA)
- [ChFrenkel/ODIN · ★ 241 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ChFrenkel/ODIN)
- [WangXuan95/FPGA-FixedPoint · ★ 241 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-FixedPoint)
- [snbk001/Verilog-Design-Examples · ★ 235 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/snbk001/Verilog-Design-Examples)
- [nandland/spi-slave · ★ 234 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/nandland/spi-slave)
- [nonarkitten/amiga\_replacement\_project · ★ 234 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/nonarkitten/amiga_replacement_project)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.