# circuitvalley/USB\_C\_Industrial\_Camera\_FPGA\_USB3

<https://repo.masters-masters.com/en/repos/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3>

[Home](https://repo.masters-masters.com/en) › [circuitvalley](https://repo.masters-masters.com/en/owners/circuitvalley) › [USB\_C\_Industrial\_Camera\_FPGA\_USB3](https://repo.masters-masters.com/en/repos/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3)

circuitvalley/USB\_C\_Industrial\_Camera\_FPGA\_USB3 has 1,170 stars on GitHub. Its RepoMasters card: Beta tier. Source and Documentation files for USB C…

| Field | Value |
| --- | --- |
| Owner | [circuitvalley](https://repo.masters-masters.com/en/owners/circuitvalley) |
| Stars | 1,170 |
| Forks | 222 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2022 |
| Topics | camera, fpga, usb, usb3, verilog, csi, mipi, mipi-csi-receiver, uvc |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [circuitvalley/USB\_C\_Industrial\_Camera\_FPGA\_USB3](https://github.com/circuitvalley/USB_C_Industrial_Camera_FPGA_USB3) |

## Repository

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## More repos by circuitvalley

- [circuitvalley/mipi\_csi\_receiver\_FPGA · ★ 499 · C · Alpha](https://repo.masters-masters.com/en/repos/circuitvalley/mipi_csi_receiver_FPGA)
- [circuitvalley/CHC5\_Open\_Camera · ★ 124 · C · Prototype](https://repo.masters-masters.com/en/repos/circuitvalley/CHC5_Open_Camera)
- [circuitvalley/mipi\_dsi\_bridge\_fpga · ★ 120 · C · Prototype](https://repo.masters-masters.com/en/repos/circuitvalley/mipi_dsi_bridge_fpga)

## Nearby in Verilog

- [ultraembedded/biriscv · ★ 1,329 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/biriscv)
- [EttusResearch/uhd · ★ 1,296 · Verilog · Beta](https://repo.masters-masters.com/en/repos/EttusResearch/uhd)
- [Digital-EDA/Digital-IDE · ★ 1,191 · Verilog · Beta](https://repo.masters-masters.com/en/repos/Digital-EDA/Digital-IDE)
- [lnis-uofu/OpenFPGA · ★ 1,167 · Verilog · Beta](https://repo.masters-masters.com/en/repos/lnis-uofu/OpenFPGA)
- [Wren6991/Hazard3 · ★ 1,131 · Verilog · Beta](https://repo.masters-masters.com/en/repos/Wren6991/Hazard3)
- [splinedrive/kianRiscV · ★ 1,123 · Verilog · Beta](https://repo.masters-masters.com/en/repos/splinedrive/kianRiscV)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.