# dawsonjon/FPGA-radio

<https://repo.masters-masters.com/en/repos/dawsonjon/FPGA-radio>

[Home](https://repo.masters-masters.com/en) › [dawsonjon](https://repo.masters-masters.com/en/owners/dawsonjon) › [FPGA-radio](https://repo.masters-masters.com/en/repos/dawsonjon/FPGA-radio)

dawsonjon/FPGA-radio has 128 stars on GitHub. Its RepoMasters card: Prototype tier. Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC

| Field | Value |
| --- | --- |
| Owner | [dawsonjon](https://repo.masters-masters.com/en/owners/dawsonjon) |
| Stars | 128 |
| Forks | 15 |
| Language | [VHDL](https://repo.masters-masters.com/en/languages/vhdl) |
| License | MIT |
| Created | 2016 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [dawsonjon/FPGA-radio](https://github.com/dawsonjon/FPGA-radio) |

## Repository

Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by dawsonjon

- [dawsonjon/fpu · ★ 763 · Verilog · Beta](https://repo.masters-masters.com/en/repos/dawsonjon/fpu)
- [dawsonjon/PicoRX · ★ 555 · C++ · Alpha](https://repo.masters-masters.com/en/repos/dawsonjon/PicoRX)
- [dawsonjon/Chips-2.0 · ★ 250 · Python · Alpha](https://repo.masters-masters.com/en/repos/dawsonjon/Chips-2.0)
- [dawsonjon/101Things · ★ 231 · G-code · Prototype](https://repo.masters-masters.com/en/repos/dawsonjon/101Things)
- [dawsonjon/FPGA-TX · ★ 109 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/dawsonjon/FPGA-TX)
- [dawsonjon/verilog-math · ★ 101 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/dawsonjon/verilog-math)

## Nearby in VHDL

- [zxdos/zxuno · ★ 130 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/zxdos/zxuno)
- [MJoergen/nexys4ddr · ★ 130 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/MJoergen/nexys4ddr)
- [hamsternz/Rudi-RV32I · ★ 128 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/hamsternz/Rudi-RV32I)
- [agural/FPGA-Oscilloscope · ★ 127 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/agural/FPGA-Oscilloscope)
- [drxzcl/neppielight · ★ 127 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/drxzcl/neppielight)
- [nullobject/sdram-fpga · ★ 127 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/nullobject/sdram-fpga)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.