# denandz/lpc\_sniffer\_tpm

<https://repo.masters-masters.com/en/repos/denandz/lpc_sniffer_tpm>

[Home](https://repo.masters-masters.com/en) › [denandz](https://repo.masters-masters.com/en/owners/denandz) › [lpc\_sniffer\_tpm](https://repo.masters-masters.com/en/repos/denandz/lpc_sniffer_tpm)

denandz/lpc\_sniffer\_tpm has 178 stars on GitHub. Its RepoMasters card: Prototype tier. A low pin count sniffer for ICEStick - targeting TPM chips

| Field | Value |
| --- | --- |
| Owner | [denandz](https://repo.masters-masters.com/en/owners/denandz) |
| Stars | 178 |
| Forks | 30 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2019 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [denandz/lpc\_sniffer\_tpm](https://github.com/denandz/lpc_sniffer_tpm) |

## Repository

A low pin count sniffer for ICEStick - targeting TPM chips

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by denandz

- [denandz/sourcemapper · ★ 1,471 · Go · Beta](https://repo.masters-masters.com/en/repos/denandz/sourcemapper)
- [denandz/KeeFarce · ★ 1,032 · C++ · Beta](https://repo.masters-masters.com/en/repos/denandz/KeeFarce)
- [denandz/fuzzotron · ★ 536 · C · Alpha](https://repo.masters-masters.com/en/repos/denandz/fuzzotron)
- [denandz/glorp · ★ 275 · Go · Alpha](https://repo.masters-masters.com/en/repos/denandz/glorp)

## Nearby in Verilog

- [lamda-bbo/Open3DBench · ★ 180 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/lamda-bbo/Open3DBench)
- [nanamake/r22sdf · ★ 179 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/nanamake/r22sdf)
- [ultraembedded/openlogicbit · ★ 178 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ultraembedded/openlogicbit)
- [DreamSourceLab/DSLogic-hdl · ★ 177 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/DreamSourceLab/DSLogic-hdl)
- [mustafabbas/ECE1373\_2016\_hft\_on\_fpga · ★ 176 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/mustafabbas/ECE1373_2016_hft_on_fpga)
- [MiSTer-devel/NeoGeo\_MiSTer · ★ 176 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/NeoGeo_MiSTer)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.