# dshekhalev/FEC

<https://repo.masters-masters.com/en/repos/dshekhalev/FEC>

[Home](https://repo.masters-masters.com/en) › [dshekhalev](https://repo.masters-masters.com/en/owners/dshekhalev) › [FEC](https://repo.masters-masters.com/en/repos/dshekhalev/FEC)

dshekhalev/FEC has 153 stars on GitHub. Its RepoMasters card: Prototype tier. FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)

| Field | Value |
| --- | --- |
| Owner | [dshekhalev](https://repo.masters-masters.com/en/owners/dshekhalev) |
| Stars | 153 |
| Forks | 48 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | MIT |
| Created | 2023 |
| Topics | bch-codes, dvb, dvb-s2, fec, golay, ldpc, llr, polar, reed-solomon-codes, turbo |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [dshekhalev/FEC](https://github.com/dshekhalev/FEC) |

## Repository

FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [chipsalliance/caliptra-rtl · ★ 160 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chipsalliance/caliptra-rtl)
- [accellera-official/uvm-core · ★ 156 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/accellera-official/uvm-core)
- [Dollbar/Overflow · ★ 154 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Dollbar/Overflow)
- [waviousllc/wav-lpddr-hw · ★ 148 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/waviousllc/wav-lpddr-hw)
- [WangXuan95/FPGA-SATA-HBA · ★ 148 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-SATA-HBA)
- [ic-lab-duth/RISC-V-Vector · ★ 147 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ic-lab-duth/RISC-V-Vector)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.