# efabless/caravel

<https://repo.masters-masters.com/en/repos/efabless/caravel>

[Home](https://repo.masters-masters.com/en) › [efabless](https://repo.masters-masters.com/en/owners/efabless) › [caravel](https://repo.masters-masters.com/en/repos/efabless/caravel)

efabless/caravel has 419 stars on GitHub. Its RepoMasters card: Alpha tier. Caravel is a standard SoC template with on chip resources to control and…

| Field | Value |
| --- | --- |
| Owner | [efabless](https://repo.masters-masters.com/en/owners/efabless) |
| Stars | 419 |
| Forks | 112 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2021 |
| Topics | magic, yosys, caravel, picorv32, vexriscv, openroad, openram, sky130 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [efabless/caravel](https://github.com/efabless/caravel) |

## Repository

Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by efabless

- [efabless/raven-picorv32 · ★ 299 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/efabless/raven-picorv32)
- [efabless/caravel\_user\_project · ★ 244 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/efabless/caravel_user_project)
- [efabless/caravel\_mpw-one · ★ 138 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/efabless/caravel_mpw-one)
- [efabless/foss-asic-tools · ★ 121 · Tcl · Prototype](https://repo.masters-masters.com/en/repos/efabless/foss-asic-tools)

## Nearby in Verilog

- [IBM/AccDNN · ★ 452 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/IBM/AccDNN)
- [ZipCPU/sdspi · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/sdspi)
- [XUANTIE-RV/openc906 · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc906)
- [osresearch/spispy · ★ 416 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/osresearch/spispy)
- [Nitcloud/Digital-IDE · ★ 403 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Nitcloud/Digital-IDE)
- [NetFPGA/netfpga · ★ 397 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/NetFPGA/netfpga)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.