# efabless/caravel\_mpw-one

<https://repo.masters-masters.com/en/repos/efabless/caravel_mpw-one>

[Home](https://repo.masters-masters.com/en) › [efabless](https://repo.masters-masters.com/en/owners/efabless) › [caravel\_mpw-one](https://repo.masters-masters.com/en/repos/efabless/caravel_mpw-one)

efabless/caravel\_mpw-one has 138 stars on GitHub. Its RepoMasters card: Prototype tier. Caravel is a standard SoC hardness with on chip resources to control…

| Field | Value |
| --- | --- |
| Owner | [efabless](https://repo.masters-masters.com/en/owners/efabless) |
| Stars | 138 |
| Forks | 140 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2020 |
| Topics | caravel, sky130, magic, picorv32, openram, openroad, yosys |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [efabless/caravel\_mpw-one](https://github.com/efabless/caravel_mpw-one) |

## Repository

Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by efabless

- [efabless/caravel · ★ 419 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/efabless/caravel)
- [efabless/raven-picorv32 · ★ 299 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/efabless/raven-picorv32)
- [efabless/caravel\_user\_project · ★ 244 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/efabless/caravel_user_project)
- [efabless/foss-asic-tools · ★ 121 · Tcl · Prototype](https://repo.masters-masters.com/en/repos/efabless/foss-asic-tools)

## Nearby in Verilog

- [russdill/bch\_verilog · ★ 139 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/russdill/bch_verilog)
- [AngeloJacobo/RISC-V · ★ 139 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/AngeloJacobo/RISC-V)
- [open-fpga/core-template · ★ 139 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/open-fpga/core-template)
- [NXP/i3c-slave-design · ★ 137 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/NXP/i3c-slave-design)
- [mczerski/SD-card-controller · ★ 136 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/mczerski/SD-card-controller)
- [rj45/rj32 · ★ 136 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/rj45/rj32)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.