# enjoy-digital/daisho

<https://repo.masters-masters.com/en/repos/enjoy-digital/daisho>

[Home](https://repo.masters-masters.com/en) › [enjoy-digital](https://repo.masters-masters.com/en/owners/enjoy-digital) › [daisho](https://repo.masters-masters.com/en/repos/enjoy-digital/daisho)

enjoy-digital/daisho has 112 stars on GitHub. Its RepoMasters card: Prototype tier. Test of the USB3 IP Core from Daisho on a Xilinx device Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [enjoy-digital](https://repo.masters-masters.com/en/owners/enjoy-digital) |
| Stars | 112 |
| Forks | 32 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2017 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [enjoy-digital/daisho](https://github.com/enjoy-digital/daisho) |

## Repository

Test of the USB3 IP Core from Daisho on a Xilinx device

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by enjoy-digital

- [enjoy-digital/litex · ★ 4,187 · Python · RC](https://repo.masters-masters.com/en/repos/enjoy-digital/litex)
- [enjoy-digital/litepcie · ★ 741 · Python · Beta](https://repo.masters-masters.com/en/repos/enjoy-digital/litepcie)
- [enjoy-digital/litedram · ★ 569 · Python · Alpha](https://repo.masters-masters.com/en/repos/enjoy-digital/litedram)
- [enjoy-digital/liteeth · ★ 310 · Python · Alpha](https://repo.masters-masters.com/en/repos/enjoy-digital/liteeth)
- [enjoy-digital/usb3\_pipe · ★ 275 · Python · Alpha](https://repo.masters-masters.com/en/repos/enjoy-digital/usb3_pipe)
- [enjoy-digital/litex\_m2sdr · ★ 229 · C · Prototype](https://repo.masters-masters.com/en/repos/enjoy-digital/litex_m2sdr)

## Nearby in Verilog

- [ispras/hdl-benchmarks · ★ 113 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ispras/hdl-benchmarks)
- [lucysrausch/colorlight-led-cube · ★ 113 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/lucysrausch/colorlight-led-cube)
- [RISC-KC/basic\_rv32s · ★ 112 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/RISC-KC/basic_rv32s)
- [myriadrf/LimeSDR-USB\_GW · ★ 111 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/myriadrf/LimeSDR-USB_GW)
- [JulianKemmerer/PipelineC-Graphics · ★ 110 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/JulianKemmerer/PipelineC-Graphics)
- [dawsonjon/FPGA-TX · ★ 109 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/dawsonjon/FPGA-TX)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.