# fpgasystems/Coyote

<https://repo.masters-masters.com/en/repos/fpgasystems/Coyote>

[Home](https://repo.masters-masters.com/en) › [fpgasystems](https://repo.masters-masters.com/en/owners/fpgasystems) › [Coyote](https://repo.masters-masters.com/en/repos/fpgasystems/Coyote)

fpgasystems/Coyote has 470 stars on GitHub. Its RepoMasters card: Alpha tier. Framework providing operating system abstractions and a range of shared…

| Field | Value |
| --- | --- |
| Owner | [fpgasystems](https://repo.masters-masters.com/en/owners/fpgasystems) |
| Stars | 470 |
| Forks | 136 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | MIT |
| Created | 2020 |
| Topics | fpga, rdma, tcp, virtualization, gpu, networking, hardware-acceleration |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [fpgasystems/Coyote](https://github.com/fpgasystems/Coyote) |

## Repository

Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by fpgasystems

- [fpgasystems/fpga-network-stack · ★ 978 · C++ · Beta](https://repo.masters-masters.com/en/repos/fpgasystems/fpga-network-stack)
- [fpgasystems/spooNN · ★ 292 · Jupyter Notebook · Alpha](https://repo.masters-masters.com/en/repos/fpgasystems/spooNN)
- [fpgasystems/Vitis\_with\_100Gbps\_TCP-IP · ★ 243 · C++ · Prototype](https://repo.masters-masters.com/en/repos/fpgasystems/Vitis_with_100Gbps_TCP-IP)

## Nearby in SystemVerilog

- [baochip/baochip-1x · ★ 486 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/baochip/baochip-1x)
- [taichi-ishitani/tvip-axi · ★ 484 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/taichi-ishitani/tvip-axi)
- [VerificationExcellence/SystemVerilogReference · ★ 473 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/VerificationExcellence/SystemVerilogReference)
- [RoaLogic/RV12 · ★ 454 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/RoaLogic/RV12)
- [WangXuan95/USTC-RVSoC · ★ 442 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/WangXuan95/USTC-RVSoC)
- [raulbehl/100DaysOfRTL · ★ 429 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/raulbehl/100DaysOfRTL)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.