# gundy/tiny-synth

<https://repo.masters-masters.com/en/repos/gundy/tiny-synth>

[Home](https://repo.masters-masters.com/en) › [gundy](https://repo.masters-masters.com/en/owners/gundy) › [tiny-synth](https://repo.masters-masters.com/en/repos/gundy/tiny-synth)

gundy/tiny-synth has 105 stars on GitHub. Its RepoMasters card: Prototype tier. Verilog code for a simple synth module; developed on TinyFPGA BX

| Field | Value |
| --- | --- |
| Owner | [gundy](https://repo.masters-masters.com/en/owners/gundy) |
| Stars | 105 |
| Forks | 9 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [gundy/tiny-synth](https://github.com/gundy/tiny-synth) |

## Repository

Verilog code for a simple synth module; developed on TinyFPGA BX

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [WangXuan95/UH-JLS · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/UH-JLS)
- [chili-chips-ba/openCologne · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne)
- [seabeam/yuu\_ahb · ★ 106 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/seabeam/yuu_ahb)
- [OPAE/intel-fpga-bbb · ★ 104 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/OPAE/intel-fpga-bbb)
- [YosysHQ/nerv · ★ 103 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/YosysHQ/nerv)
- [pulp-platform/tech\_cells\_generic · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/tech_cells_generic)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.