# hamsternz/FPGA\_Webserver

<https://repo.masters-masters.com/en/repos/hamsternz/FPGA_Webserver>

[Home](https://repo.masters-masters.com/en) › [hamsternz](https://repo.masters-masters.com/en/owners/hamsternz) › [FPGA\_Webserver](https://repo.masters-masters.com/en/repos/hamsternz/FPGA_Webserver)

hamsternz/FPGA\_Webserver has 796 stars on GitHub. Its RepoMasters card: Beta tier. A work-in-progress for what is to be a software-free web server for static…

| Field | Value |
| --- | --- |
| Owner | [hamsternz](https://repo.masters-masters.com/en/owners/hamsternz) |
| Stars | 796 |
| Forks | 45 |
| Language | [VHDL](https://repo.masters-masters.com/en/languages/vhdl) |
| License | MIT |
| Created | 2016 |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [hamsternz/FPGA\_Webserver](https://github.com/hamsternz/FPGA_Webserver) |

## Repository

A work-in-progress for what is to be a software-free web server for static content.

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## More repos by hamsternz

- [hamsternz/FPGA\_DisplayPort · ★ 317 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/FPGA_DisplayPort)
- [hamsternz/IntroToSpartanFPGABook · ★ 278 · Shell · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/IntroToSpartanFPGABook)
- [hamsternz/DisplayPort\_Verilog · ★ 276 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/DisplayPort_Verilog)
- [hamsternz/Artix-7-HDMI-processing · ★ 213 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/hamsternz/Artix-7-HDMI-processing)
- [hamsternz/Full\_Stack\_GPS\_Receiver · ★ 168 · C · Prototype](https://repo.masters-masters.com/en/repos/hamsternz/Full_Stack_GPS_Receiver)
- [hamsternz/Rudi-RV32I · ★ 128 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/hamsternz/Rudi-RV32I)

## Nearby in VHDL

- [progranism/Open-Source-FPGA-Bitcoin-Miner · ★ 1,386 · VHDL · Beta](https://repo.masters-masters.com/en/repos/progranism/Open-Source-FPGA-Bitcoin-Miner)
- [open-logic/open-logic · ★ 1,033 · VHDL · Beta](https://repo.masters-masters.com/en/repos/open-logic/open-logic)
- [VUnit/vunit · ★ 854 · VHDL · Beta](https://repo.masters-masters.com/en/repos/VUnit/vunit)
- [ikorb/gcvideo · ★ 766 · VHDL · Beta](https://repo.masters-masters.com/en/repos/ikorb/gcvideo)
- [TerosTechnology/vscode-terosHDL · ★ 745 · VHDL · Beta](https://repo.masters-masters.com/en/repos/TerosTechnology/vscode-terosHDL)
- [asicguy/gplgpu · ★ 704 · VHDL · Beta](https://repo.masters-masters.com/en/repos/asicguy/gplgpu)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.