# hamsternz/Rudi-RV32I

<https://repo.masters-masters.com/en/repos/hamsternz/Rudi-RV32I>

[Home](https://repo.masters-masters.com/en) › [hamsternz](https://repo.masters-masters.com/en/owners/hamsternz) › [Rudi-RV32I](https://repo.masters-masters.com/en/repos/hamsternz/Rudi-RV32I)

hamsternz/Rudi-RV32I has 128 stars on GitHub. Its RepoMasters card: Prototype tier. A rudimental RISCV CPU supporting RV32I instructions, in VHDL

| Field | Value |
| --- | --- |
| Owner | [hamsternz](https://repo.masters-masters.com/en/owners/hamsternz) |
| Stars | 128 |
| Forks | 17 |
| Language | [VHDL](https://repo.masters-masters.com/en/languages/vhdl) |
| License | MIT |
| Created | 2020 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [hamsternz/Rudi-RV32I](https://github.com/hamsternz/Rudi-RV32I) |

## Repository

A rudimental RISCV CPU supporting RV32I instructions, in VHDL

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by hamsternz

- [hamsternz/FPGA\_Webserver · ★ 796 · VHDL · Beta](https://repo.masters-masters.com/en/repos/hamsternz/FPGA_Webserver)
- [hamsternz/FPGA\_DisplayPort · ★ 317 · VHDL · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/FPGA_DisplayPort)
- [hamsternz/IntroToSpartanFPGABook · ★ 278 · Shell · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/IntroToSpartanFPGABook)
- [hamsternz/DisplayPort\_Verilog · ★ 276 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/DisplayPort_Verilog)
- [hamsternz/Artix-7-HDMI-processing · ★ 213 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/hamsternz/Artix-7-HDMI-processing)
- [hamsternz/Full\_Stack\_GPS\_Receiver · ★ 168 · C · Prototype](https://repo.masters-masters.com/en/repos/hamsternz/Full_Stack_GPS_Receiver)

## Nearby in VHDL

- [zxdos/zxuno · ★ 130 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/zxdos/zxuno)
- [MJoergen/nexys4ddr · ★ 130 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/MJoergen/nexys4ddr)
- [dawsonjon/FPGA-radio · ★ 128 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/dawsonjon/FPGA-radio)
- [agural/FPGA-Oscilloscope · ★ 127 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/agural/FPGA-Oscilloscope)
- [drxzcl/neppielight · ★ 127 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/drxzcl/neppielight)
- [nullobject/sdram-fpga · ★ 127 · VHDL · Prototype](https://repo.masters-masters.com/en/repos/nullobject/sdram-fpga)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.