# hdl-util/hdmi

<https://repo.masters-masters.com/en/repos/hdl-util/hdmi>

[Home](https://repo.masters-masters.com/en) › [hdl-util](https://repo.masters-masters.com/en/owners/hdl-util) › [hdmi](https://repo.masters-masters.com/en/repos/hdl-util/hdmi)

hdl-util/hdmi has 1,310 stars on GitHub. Its RepoMasters card: Beta tier. Send video/audio over HDMI on an FPGA Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [hdl-util](https://repo.masters-masters.com/en/owners/hdl-util) |
| Stars | 1,310 |
| Forks | 149 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2019 |
| Topics | hdmi, fpga, dvi, audio, video, systemverilog, hdlmake, quartus, altera, xilinx |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [hdl-util/hdmi](https://github.com/hdl-util/hdmi) |

## Repository

Send video/audio over HDMI on an FPGA

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## Nearby in SystemVerilog

- [itsfrank/MinecraftHDL · ★ 1,596 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/itsfrank/MinecraftHDL)
- [hughperkins/VeriGPU · ★ 1,405 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/hughperkins/VeriGPU)
- [openhwfoundation/cv32e40p · ★ 1,319 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40p)
- [rsd-devel/rsd · ★ 1,214 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/rsd-devel/rsd)
- [syntacore/scr1 · ★ 1,013 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/syntacore/scr1)
- [fpganinja/taxi · ★ 1,004 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/fpganinja/taxi)

---
Data: GitHub · Illustration: the project’s public image, pixelated by RepoMasters.