# hughperkins/VeriGPU

<https://repo.masters-masters.com/en/repos/hughperkins/VeriGPU>

[Home](https://repo.masters-masters.com/en) › [hughperkins](https://repo.masters-masters.com/en/owners/hughperkins) › [VeriGPU](https://repo.masters-masters.com/en/repos/hughperkins/VeriGPU)

hughperkins/VeriGPU has 1,405 stars on GitHub. Its RepoMasters card: Beta tier. OpenSource GPU, in Verilog, loosely based on RISC-V ISA Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [hughperkins](https://repo.masters-masters.com/en/owners/hughperkins) |
| Stars | 1,405 |
| Forks | 147 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | MIT |
| Created | 2022 |
| Topics | verilog, risc-v, risc-v-assembly, hardware-designs, asic-design, gpu, gpu-acceleration, machine-learning, verification |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [hughperkins/VeriGPU](https://github.com/hughperkins/VeriGPU) |

## Repository

OpenSource GPU, in Verilog, loosely based on RISC-V ISA

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## More repos by hughperkins

- [hughperkins/DeepCL · ★ 883 · C++ · Beta](https://repo.masters-masters.com/en/repos/hughperkins/DeepCL)
- [hughperkins/coriander · ★ 880 · LLVM · Beta](https://repo.masters-masters.com/en/repos/hughperkins/coriander)
- [hughperkins/tf-coriander · ★ 793 · C++ · Beta](https://repo.masters-masters.com/en/repos/hughperkins/tf-coriander)
- [hughperkins/pytorch · ★ 458 · Python · Alpha](https://repo.masters-masters.com/en/repos/hughperkins/pytorch)
- [hughperkins/cltorch · ★ 303 · C++ · Alpha](https://repo.masters-masters.com/en/repos/hughperkins/cltorch)
- [hughperkins/EasyCL · ★ 188 · C++ · Prototype](https://repo.masters-masters.com/en/repos/hughperkins/EasyCL)

## Nearby in SystemVerilog

- [pulp-platform/axi · ★ 1,745 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [aws/aws-fpga · ★ 1,691 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/aws/aws-fpga)
- [itsfrank/MinecraftHDL · ★ 1,596 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/itsfrank/MinecraftHDL)
- [openhwfoundation/cv32e40p · ★ 1,319 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40p)
- [hdl-util/hdmi · ★ 1,310 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/hdl-util/hdmi)
- [rsd-devel/rsd · ★ 1,214 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/rsd-devel/rsd)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.