# icebreaker-fpga/icebreaker-workshop

<https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker-workshop>

[Home](https://repo.masters-masters.com/en) › [icebreaker-fpga](https://repo.masters-masters.com/en/owners/icebreaker-fpga) › [icebreaker-workshop](https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker-workshop)

icebreaker-fpga/icebreaker-workshop has 145 stars on GitHub. Its RepoMasters card: Prototype tier. iCEBreaker Workshop Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [icebreaker-fpga](https://repo.masters-masters.com/en/owners/icebreaker-fpga) |
| Stars | 145 |
| Forks | 30 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [icebreaker-fpga/icebreaker-workshop](https://github.com/icebreaker-fpga/icebreaker-workshop) |

## Repository

iCEBreaker Workshop

Archived: this repository is read-only

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by icebreaker-fpga

- [icebreaker-fpga/icebreaker · ★ 678 · Alpha](https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker)
- [icebreaker-fpga/icebreaker-verilog-examples · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker-verilog-examples)

## Nearby in Verilog

- [davidthings/tinyfpga\_bx\_usbserial · ★ 146 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/davidthings/tinyfpga_bx_usbserial)
- [ljgibbslf/SM3\_core · ★ 146 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ljgibbslf/SM3_core)
- [diaoenmao/FPGA-CNN · ★ 145 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/diaoenmao/FPGA-CNN)
- [aquaxis/IPCORE · ★ 144 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/aquaxis/IPCORE)
- [mattvenn/basic-ecp5-pcb · ★ 144 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/mattvenn/basic-ecp5-pcb)
- [racerxdl/riskow · ★ 144 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/racerxdl/riskow)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.
