# im-tomu/fomu-workshop

<https://repo.masters-masters.com/en/repos/im-tomu/fomu-workshop>

[Home](https://repo.masters-masters.com/en) › [im-tomu](https://repo.masters-masters.com/en/owners/im-tomu) › [fomu-workshop](https://repo.masters-masters.com/en/repos/im-tomu/fomu-workshop)

im-tomu/fomu-workshop has 170 stars on GitHub. Its RepoMasters card: Prototype tier. Support files for participating in a Fomu workshop Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [im-tomu](https://repo.masters-masters.com/en/owners/im-tomu) |
| Stars | 170 |
| Forks | 66 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2019 |
| Topics | fomu, fomu-workshop, vhdl, verilog, litex, fpga, riscv, hdl, chisel, migen |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [im-tomu/fomu-workshop](https://github.com/im-tomu/fomu-workshop) |

## Repository

Support files for participating in a Fomu workshop

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by im-tomu

- [im-tomu/tomu-hardware · ★ 365 · PostScript · Alpha](https://repo.masters-masters.com/en/repos/im-tomu/tomu-hardware)
- [im-tomu/fomu-hardware · ★ 237 · Prototype](https://repo.masters-masters.com/en/repos/im-tomu/fomu-hardware)
- [im-tomu/tomu-quickstart · ★ 153 · C · Prototype](https://repo.masters-masters.com/en/repos/im-tomu/tomu-quickstart)
- [im-tomu/valentyusb · ★ 138 · Python · Prototype](https://repo.masters-masters.com/en/repos/im-tomu/valentyusb)
- [im-tomu/foboot · ★ 105 · C · Prototype](https://repo.masters-masters.com/en/repos/im-tomu/foboot)

## Nearby in Verilog

- [THU-DSP-LAB/ventus-gpgpu-verilog · ★ 172 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/THU-DSP-LAB/ventus-gpgpu-verilog)
- [1801BM1/vm80a · ★ 171 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/1801BM1/vm80a)
- [kunalg123/vsdflow · ★ 170 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/kunalg123/vsdflow)
- [liuqdev/8-bits-RISC-CPU-Verilog · ★ 169 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/liuqdev/8-bits-RISC-CPU-Verilog)
- [dan-rodrigues/icestation-32 · ★ 169 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/dan-rodrigues/icestation-32)
- [padhi499/Image-Classification-using-CNN-on-FPGA · ★ 169 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/padhi499/Image-Classification-using-CNN-on-FPGA)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.