# leo47007/TPU-Tensor-Processing-Unit

<https://repo.masters-masters.com/en/repos/leo47007/TPU-Tensor-Processing-Unit>

[Home](https://repo.masters-masters.com/en) › [leo47007](https://repo.masters-masters.com/en/owners/leo47007) › [TPU-Tensor-Processing-Unit](https://repo.masters-masters.com/en/repos/leo47007/TPU-Tensor-Processing-Unit)

leo47007/TPU-Tensor-Processing-Unit has 162 stars on GitHub. Its RepoMasters card: Prototype tier. IC implementation of TPU Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [leo47007](https://repo.masters-masters.com/en/owners/leo47007) |
| Stars | 162 |
| Forks | 30 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [leo47007/TPU-Tensor-Processing-Unit](https://github.com/leo47007/TPU-Tensor-Processing-Unit) |

## Repository

IC implementation of TPU

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [ConstStrings/GoWinSDR · ★ 163 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ConstStrings/GoWinSDR)
- [icebreaker-fpga/icebreaker-verilog-examples · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker-verilog-examples)
- [WangXuan95/FPGA-Gzip-compressor · ★ 162 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-Gzip-compressor)
- [TimRudy/ice-chips-verilog · ★ 160 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/TimRudy/ice-chips-verilog)
- [zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial · ★ 160 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/zslwyuan/Basic-SIMD-Processor-Verilog-Tutorial)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.