# lowRISC/ibex

<https://repo.masters-masters.com/en/repos/lowRISC/ibex>

[Home](https://repo.masters-masters.com/en) › [lowRISC](https://repo.masters-masters.com/en/owners/lowRISC) › [ibex](https://repo.masters-masters.com/en/repos/lowRISC/ibex)

lowRISC/ibex has 2,148 stars on GitHub. Its RepoMasters card: RC tier. Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously…

| Field | Value |
| --- | --- |
| Owner | [lowRISC](https://repo.masters-masters.com/en/owners/lowRISC) |
| Stars | 2,148 |
| Forks | 827 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2017 |
| Topics | hardware, cpucore, risc-v, rv32, lowrisc, lowrisc-ibex |
| Tier | [RC (2,000 to 4,999 ★)](https://repo.masters-masters.com/en/ranks/blockbuster) |
| View on GitHub | [lowRISC/ibex](https://github.com/lowRISC/ibex) |

## Repository

Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)

The tier for repos with 2,000 to 4,999 ★. Published odds per card pulled: 3%. Rarity: Epic.

## More repos by lowRISC

- [lowRISC/opentitan · ★ 3,725 · SystemVerilog · RC](https://repo.masters-masters.com/en/repos/lowRISC/opentitan)
- [lowRISC/lowrisc-chip · ★ 601 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/lowRISC/lowrisc-chip)
- [lowRISC/style-guides · ★ 552 · Alpha](https://repo.masters-masters.com/en/repos/lowRISC/style-guides)
- [lowRISC/riscv-llvm · ★ 279 · Shell · Alpha](https://repo.masters-masters.com/en/repos/lowRISC/riscv-llvm)
- [lowRISC/muntjac · ★ 124 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/lowRISC/muntjac)
- [lowRISC/ibex-demo-system · ★ 106 · C · Prototype](https://repo.masters-masters.com/en/repos/lowRISC/ibex-demo-system)

## Nearby in SystemVerilog

- [adam-maj/tiny-gpu · ★ 13,161 · SystemVerilog · Stable](https://repo.masters-masters.com/en/repos/adam-maj/tiny-gpu)
- [verilator/verilator · ★ 4,049 · SystemVerilog · RC](https://repo.masters-masters.com/en/repos/verilator/verilator)
- [lowRISC/opentitan · ★ 3,725 · SystemVerilog · RC](https://repo.masters-masters.com/en/repos/lowRISC/opentitan)
- [pulp-platform/axi · ★ 1,743 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [aws/aws-fpga · ★ 1,691 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/aws/aws-fpga)
- [itsfrank/MinecraftHDL · ★ 1,596 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/itsfrank/MinecraftHDL)

---
Data: GitHub · Illustration: the project’s public image, pixelated by RepoMasters.