# mayurkubavat/UVM-Examples

<https://repo.masters-masters.com/en/repos/mayurkubavat/UVM-Examples>

[Home](https://repo.masters-masters.com/en) › [mayurkubavat](https://repo.masters-masters.com/en/owners/mayurkubavat) › [UVM-Examples](https://repo.masters-masters.com/en/repos/mayurkubavat/UVM-Examples)

mayurkubavat/UVM-Examples has 169 stars on GitHub. Its RepoMasters card: Prototype tier. UVM examples and projects Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [mayurkubavat](https://repo.masters-masters.com/en/owners/mayurkubavat) |
| Stars | 169 |
| Forks | 74 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2016 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [mayurkubavat/UVM-Examples](https://github.com/mayurkubavat/UVM-Examples) |

## Repository

UVM examples and projects

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [ijor/fx68k · ★ 174 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ijor/fx68k)
- [zeroasiccorp/umi · ★ 172 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/zeroasiccorp/umi)
- [mbits-mirafra/SystemVerilogCourse · ★ 172 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mbits-mirafra/SystemVerilogCourse)
- [riscv-verification/RVVI · ★ 168 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/riscv-verification/RVVI)
- [bsc-loca/sargantana · ★ 168 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/bsc-loca/sargantana)
- [munetomo-maruyama/mmRISC-2 · ★ 167 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/munetomo-maruyama/mmRISC-2)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.