# muditbhargava66/High-Frequency-Trading-FPGA-System

<https://repo.masters-masters.com/en/repos/muditbhargava66/High-Frequency-Trading-FPGA-System>

[Home](https://repo.masters-masters.com/en) › [muditbhargava66](https://repo.masters-masters.com/en/owners/muditbhargava66) › [High-Frequency-Trading-FPGA-System](https://repo.masters-masters.com/en/repos/muditbhargava66/High-Frequency-Trading-FPGA-System)

muditbhargava66/High-Frequency-Trading-FPGA-System has 194 stars on GitHub. Its RepoMasters card: Prototype tier. The High-Frequency Trading FPGA System is an…

| Field | Value |
| --- | --- |
| Owner | [muditbhargava66](https://repo.masters-masters.com/en/owners/muditbhargava66) |
| Stars | 194 |
| Forks | 43 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2024 |
| Topics | fpga-based-risk-management, fpga-high-frequency-trading, hardware-accelerated-trading-algorithms, low-latency-financial-computing, custom-ip-core-integration, high-frequency-trading |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [muditbhargava66/High-Frequency-Trading-FPGA-System](https://github.com/muditbhargava66/High-Frequency-Trading-FPGA-System) |

## Repository

The High-Frequency Trading FPGA System is an ultra-low latency platform for electronic trading on FPGAs. It features a TCP/IP stack, order matching engine, custom IP core, and risk management module for accelerated and reliable trade execution.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by muditbhargava66

- [muditbhargava66/PyxLSTM · ★ 305 · Python · Alpha](https://repo.masters-masters.com/en/repos/muditbhargava66/PyxLSTM)

## Nearby in Verilog

- [rejunity/tiny-asic-1\_58bit-matrix-mul · ★ 197 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/rejunity/tiny-asic-1_58bit-matrix-mul)
- [hrvach/fpg1 · ★ 195 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/hrvach/fpg1)
- [ulixxe/usb\_cdc · ★ 194 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ulixxe/usb_cdc)
- [FPGADude/Digital-Design · ★ 193 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/FPGADude/Digital-Design)
- [bluespec/Toooba · ★ 192 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/bluespec/Toooba)
- [MiSTer-devel/Minimig-AGA\_MiSTer · ★ 191 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/Minimig-AGA_MiSTer)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.