# mustafabbas/ECE1373\_2016\_hft\_on\_fpga

<https://repo.masters-masters.com/en/repos/mustafabbas/ECE1373_2016_hft_on_fpga>

[Home](https://repo.masters-masters.com/en) › [mustafabbas](https://repo.masters-masters.com/en/owners/mustafabbas) › [ECE1373\_2016\_hft\_on\_fpga](https://repo.masters-masters.com/en/repos/mustafabbas/ECE1373_2016_hft_on_fpga)

mustafabbas/ECE1373\_2016\_hft\_on\_fpga has 176 stars on GitHub. Its RepoMasters card: Prototype tier. High Frequency Trading using Vivado HLS Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [mustafabbas](https://repo.masters-masters.com/en/owners/mustafabbas) |
| Stars | 176 |
| Forks | 47 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2017 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [mustafabbas/ECE1373\_2016\_hft\_on\_fpga](https://github.com/mustafabbas/ECE1373_2016_hft_on_fpga) |

## Repository

High Frequency Trading using Vivado HLS

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [DreamSourceLab/DSLogic-hdl · ★ 177 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/DreamSourceLab/DSLogic-hdl)
- [MiSTer-devel/NeoGeo\_MiSTer · ★ 176 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/NeoGeo_MiSTer)
- [AUCOHL/DFFRAM · ★ 176 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/AUCOHL/DFFRAM)
- [turbo9team/turbo9 · ★ 174 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/turbo9team/turbo9)
- [zeldin/iceGDROM · ★ 173 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/zeldin/iceGDROM)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.