# nand2mario/nestang

<https://repo.masters-masters.com/en/repos/nand2mario/nestang>

[Home](https://repo.masters-masters.com/en) › [nand2mario](https://repo.masters-masters.com/en/owners/nand2mario) › [nestang](https://repo.masters-masters.com/en/repos/nand2mario/nestang)

nand2mario/nestang has 460 stars on GitHub. Its RepoMasters card: Alpha tier. NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang…

| Field | Value |
| --- | --- |
| Owner | [nand2mario](https://repo.masters-masters.com/en/owners/nand2mario) |
| Stars | 460 |
| Forks | 59 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2022 |
| Topics | nes, fpga |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [nand2mario/nestang](https://github.com/nand2mario/nestang) |

## Repository

NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by nand2mario

- [nand2mario/snestang · ★ 298 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/nand2mario/snestang)
- [nand2mario/z386 · ★ 192 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/nand2mario/z386)
- [nand2mario/usb\_hid\_host · ★ 181 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/nand2mario/usb_hid_host)
- [nand2mario/tangcore · ★ 151 · Batchfile · Prototype](https://repo.masters-masters.com/en/repos/nand2mario/tangcore)
- [nand2mario/486tang · ★ 128 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/nand2mario/486tang)
- [nand2mario/z486\_MiSTer · ★ 124 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/nand2mario/z486_MiSTer)

## Nearby in Verilog

- [secworks/aes · ★ 471 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/secworks/aes)
- [T-K-233/RISC-V-Single-Cycle-CPU · ★ 466 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/T-K-233/RISC-V-Single-Cycle-CPU)
- [wuxx/icesugar · ★ 463 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/wuxx/icesugar)
- [IBM/AccDNN · ★ 452 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/IBM/AccDNN)
- [ZipCPU/sdspi · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ZipCPU/sdspi)
- [XUANTIE-RV/openc906 · ★ 425 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/XUANTIE-RV/openc906)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.