# neelkshah/MIPS-Processor

<https://repo.masters-masters.com/en/repos/neelkshah/MIPS-Processor>

[Home](https://repo.masters-masters.com/en) › [neelkshah](https://repo.masters-masters.com/en/owners/neelkshah) › [MIPS-Processor](https://repo.masters-masters.com/en/repos/neelkshah/MIPS-Processor)

neelkshah/MIPS-Processor has 146 stars on GitHub. Its RepoMasters card: Prototype tier. 5-stage pipelined 32-bit MIPS microprocessor in Verilog

| Field | Value |
| --- | --- |
| Owner | [neelkshah](https://repo.masters-masters.com/en/owners/neelkshah) |
| Stars | 146 |
| Forks | 18 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | GPL-3.0 |
| Created | 2018 |
| Topics | computer-architecture, computer-organization, computer-organisation, microprocessor, microprocessors, bits-pilani, verilog, verilog-hdl, verilog-project, verilog-programs |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [neelkshah/MIPS-Processor](https://github.com/neelkshah/MIPS-Processor) |

## Repository

5-stage pipelined 32-bit MIPS microprocessor in Verilog

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [openpower-cores/a2o · ★ 147 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/openpower-cores/a2o)
- [davidthings/tinyfpga\_bx\_usbserial · ★ 146 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/davidthings/tinyfpga_bx_usbserial)
- [ljgibbslf/SM3\_core · ★ 146 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ljgibbslf/SM3_core)
- [diaoenmao/FPGA-CNN · ★ 145 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/diaoenmao/FPGA-CNN)
- [icebreaker-fpga/icebreaker-workshop · ★ 145 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/icebreaker-fpga/icebreaker-workshop)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.