# olofk/serv

<https://repo.masters-masters.com/en/repos/olofk/serv>

[Home](https://repo.masters-masters.com/en) › [olofk](https://repo.masters-masters.com/en/owners/olofk) › [serv](https://repo.masters-masters.com/en/repos/olofk/serv)

olofk/serv has 1,915 stars on GitHub. Its RepoMasters card: Beta tier. SERV - The SErial RISC-V CPU Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [olofk](https://repo.masters-masters.com/en/owners/olofk) |
| Stars | 1,915 |
| Forks | 267 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | ISC |
| Created | 2018 |
| Topics | verilog, fpga, asic, risc-v |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [olofk/serv](https://github.com/olofk/serv) |

## Repository

SERV - The SErial RISC-V CPU

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## More repos by olofk

- [olofk/fusesoc · ★ 1,482 · Python · Beta](https://repo.masters-masters.com/en/repos/olofk/fusesoc)
- [olofk/edalize · ★ 803 · Python · Beta](https://repo.masters-masters.com/en/repos/olofk/edalize)
- [olofk/corescore · ★ 180 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/olofk/corescore)
- [olofk/ipyxact · ★ 143 · Python · Prototype](https://repo.masters-masters.com/en/repos/olofk/ipyxact)

## Nearby in Verilog

- [XUANTIE-RV/wujian100\_open · ★ 2,032 · Verilog · RC](https://repo.masters-masters.com/en/repos/XUANTIE-RV/wujian100_open)
- [pConst/basic\_verilog · ★ 2,029 · Verilog · RC](https://repo.masters-masters.com/en/repos/pConst/basic_verilog)
- [riscv-mcu/e203\_hbirdv2 · ★ 1,973 · Verilog · Beta](https://repo.masters-masters.com/en/repos/riscv-mcu/e203_hbirdv2)
- [ufrisk/pcileech-fpga · ★ 1,852 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ufrisk/pcileech-fpga)
- [ultraembedded/riscv · ★ 1,812 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/riscv)
- [alexforencich/verilog-pcie · ★ 1,675 · Verilog · Beta](https://repo.masters-masters.com/en/repos/alexforencich/verilog-pcie)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.