# open-fpga/core-template

<https://repo.masters-masters.com/en/repos/open-fpga/core-template>

[Home](https://repo.masters-masters.com/en) › [open-fpga](https://repo.masters-masters.com/en/owners/open-fpga) › [core-template](https://repo.masters-masters.com/en/repos/open-fpga/core-template)

open-fpga/core-template has 139 stars on GitHub. Its RepoMasters card: Prototype tier. A template for getting started with FPGA core development

| Field | Value |
| --- | --- |
| Owner | [open-fpga](https://repo.masters-masters.com/en/owners/open-fpga) |
| Stars | 139 |
| Forks | 18 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2022 |
| Topics | openfpga |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [open-fpga/core-template](https://github.com/open-fpga/core-template) |

## Repository

A template for getting started with FPGA core development

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [HDLForBeginners/Examples · ★ 140 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/HDLForBeginners/Examples)
- [russdill/bch\_verilog · ★ 139 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/russdill/bch_verilog)
- [AngeloJacobo/RISC-V · ★ 139 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/AngeloJacobo/RISC-V)
- [efabless/caravel\_mpw-one · ★ 138 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/efabless/caravel_mpw-one)
- [NXP/i3c-slave-design · ★ 137 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/NXP/i3c-slave-design)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.