# open-sdr/openwifi-hw

<https://repo.masters-masters.com/en/repos/open-sdr/openwifi-hw>

[Home](https://repo.masters-masters.com/en) › [open-sdr](https://repo.masters-masters.com/en/owners/open-sdr) › [openwifi-hw](https://repo.masters-masters.com/en/repos/open-sdr/openwifi-hw)

open-sdr/openwifi-hw has 917 stars on GitHub. Its RepoMasters card: Beta tier. open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

| Field | Value |
| --- | --- |
| Owner | [open-sdr](https://repo.masters-masters.com/en/owners/open-sdr) |
| Stars | 917 |
| Forks | 314 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | AGPL-3.0 |
| Created | 2019 |
| Topics | fpga, ofdm, wi-fi, zynq, linux, mac80211, csma, dma, verilog, hls |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [open-sdr/openwifi-hw](https://github.com/open-sdr/openwifi-hw) |

## Repository

open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## More repos by open-sdr

- [open-sdr/openwifi · ★ 4,858 · C · RC](https://repo.masters-masters.com/en/repos/open-sdr/openwifi)

## Nearby in Verilog

- [WangXuan95/FPGA-FOC · ★ 994 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-FOC)
- [ultraembedded/cores · ★ 940 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/cores)
- [WangXuan95/FPGA-USB-Device · ★ 934 · Verilog · Beta](https://repo.masters-masters.com/en/repos/WangXuan95/FPGA-USB-Device)
- [FeSens/openTPU · ★ 907 · Verilog · Beta](https://repo.masters-masters.com/en/repos/FeSens/openTPU)
- [lvyufeng/step\_into\_mips · ★ 886 · Verilog · Beta](https://repo.masters-masters.com/en/repos/lvyufeng/step_into_mips)
- [KastnerRG/riffa · ★ 884 · Verilog · Beta](https://repo.masters-masters.com/en/repos/KastnerRG/riffa)

---
Data: GitHub · Illustration: the project’s public image, pixelated by RepoMasters.