# opengateware/openFPGA-Genesis

<https://repo.masters-masters.com/en/repos/opengateware/openFPGA-Genesis>

[Home](https://repo.masters-masters.com/en) › [opengateware](https://repo.masters-masters.com/en/owners/opengateware) › [openFPGA-Genesis](https://repo.masters-masters.com/en/repos/opengateware/openFPGA-Genesis)

opengateware/openFPGA-Genesis has 129 stars on GitHub. Its RepoMasters card: Prototype tier. FPGA implementation of Sega Genesis for Analogue Pocket.

| Field | Value |
| --- | --- |
| Owner | [opengateware](https://repo.masters-masters.com/en/owners/opengateware) |
| Stars | 129 |
| Forks | 9 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2022 |
| Topics | analogue-pocket, openfpga |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [opengateware/openFPGA-Genesis](https://github.com/opengateware/openFPGA-Genesis) |

## Repository

FPGA implementation of Sega Genesis for Analogue Pocket.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [freecores/dma\_axi · ★ 130 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/freecores/dma_axi)
- [Herooyyy/Free-DMA-Firmware-pcileech · ★ 130 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/Herooyyy/Free-DMA-Firmware-pcileech)
- [maltanar/fpga-tidbits · ★ 129 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/maltanar/fpga-tidbits)
- [jamieiles/oldland-cpu · ★ 128 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/jamieiles/oldland-cpu)
- [cliffordwolf/PonyLink · ★ 128 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/cliffordwolf/PonyLink)
- [PulseRain/Reindeer · ★ 128 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/PulseRain/Reindeer)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.