# openhwfoundation/cv-hpdcache

<https://repo.masters-masters.com/en/repos/openhwfoundation/cv-hpdcache>

[Home](https://repo.masters-masters.com/en) › [openhwfoundation](https://repo.masters-masters.com/en/owners/openhwfoundation) › [cv-hpdcache](https://repo.masters-masters.com/en/repos/openhwfoundation/cv-hpdcache)

openhwfoundation/cv-hpdcache has 124 stars on GitHub. Its RepoMasters card: Prototype tier. RTL sources of the High-Performance L1 Dcache (HPDcache) for…

| Field | Value |
| --- | --- |
| Owner | [openhwfoundation](https://repo.masters-masters.com/en/owners/openhwfoundation) |
| Stars | 124 |
| Forks | 61 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2023 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [openhwfoundation/cv-hpdcache](https://github.com/openhwfoundation/cv-hpdcache) |

## Repository

RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by openhwfoundation

- [openhwfoundation/cva6 · ★ 3,185 · Assembly · RC](https://repo.masters-masters.com/en/repos/openhwfoundation/cva6)
- [openhwfoundation/cv32e40p · ★ 1,319 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40p)
- [openhwfoundation/core-v-verif · ★ 738 · Assembly · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/core-v-verif)
- [openhwfoundation/cvw · ★ 659 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvw)
- [openhwfoundation/cvfpu · ★ 648 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvfpu)
- [openhwfoundation/core-v-cores · ★ 380 · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/core-v-cores)

## Nearby in SystemVerilog

- [nelsoncsc/ISP\_UVM · ★ 124 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/nelsoncsc/ISP_UVM)
- [lowRISC/muntjac · ★ 124 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/lowRISC/muntjac)
- [meiniKi/FazyRV · ★ 124 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/meiniKi/FazyRV)
- [pulp-platform/pulp\_cluster · ★ 123 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pulp-platform/pulp_cluster)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.
