# openhwfoundation/cv32e40x

<https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40x>

[Home](https://repo.masters-masters.com/en) › [openhwfoundation](https://repo.masters-masters.com/en/owners/openhwfoundation) › [cv32e40x](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40x)

openhwfoundation/cv32e40x has 289 stars on GitHub. Its RepoMasters card: Alpha tier. 4 stage, in-order, compute RISC-V core based on the CV32E40P

| Field | Value |
| --- | --- |
| Owner | [openhwfoundation](https://repo.masters-masters.com/en/owners/openhwfoundation) |
| Stars | 289 |
| Forks | 76 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2021 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [openhwfoundation/cv32e40x](https://github.com/openhwfoundation/cv32e40x) |

## Repository

4 stage, in-order, compute RISC-V core based on the CV32E40P

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by openhwfoundation

- [openhwfoundation/cva6 · ★ 3,185 · Assembly · RC](https://repo.masters-masters.com/en/repos/openhwfoundation/cva6)
- [openhwfoundation/cv32e40p · ★ 1,319 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40p)
- [openhwfoundation/core-v-verif · ★ 738 · Assembly · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/core-v-verif)
- [openhwfoundation/cvw · ★ 659 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvw)
- [openhwfoundation/cvfpu · ★ 648 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvfpu)
- [openhwfoundation/core-v-cores · ★ 380 · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/core-v-cores)

## Nearby in SystemVerilog

- [veripool/verilog-mode · ★ 293 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/veripool/verilog-mode)
- [tymonx/logic · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/tymonx/logic)
- [harishsg993010/tiny-NPU · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/harishsg993010/tiny-NPU)
- [chipsalliance/Cores-VeeR-EH2 · ★ 283 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH2)
- [intel/fpga-npu · ★ 267 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/intel/fpga-npu)
- [mathis-s/SoomRV · ★ 259 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/mathis-s/SoomRV)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.