# openhwfoundation/cva6

<https://repo.masters-masters.com/en/repos/openhwfoundation/cva6>

[Home](https://repo.masters-masters.com/en) › [openhwfoundation](https://repo.masters-masters.com/en/owners/openhwfoundation) › [cva6](https://repo.masters-masters.com/en/repos/openhwfoundation/cva6)

openhwfoundation/cva6 has 3,185 stars on GitHub. Its RepoMasters card: RC tier. The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both…

| Field | Value |
| --- | --- |
| Owner | [openhwfoundation](https://repo.masters-masters.com/en/owners/openhwfoundation) |
| Stars | 3,185 |
| Forks | 1,047 |
| Language | [Assembly](https://repo.masters-masters.com/en/languages/assembly) |
| License | None |
| Created | 2018 |
| Topics | systemverilog-hdl, cpu, asic, fpga, rv64gc, ariane, risc-v |
| Tier | [RC (2,000 to 4,999 ★)](https://repo.masters-masters.com/en/ranks/blockbuster) |
| View on GitHub | [openhwfoundation/cva6](https://github.com/openhwfoundation/cva6) |

## Repository

The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configurations are capable of booting Linux.

The tier for repos with 2,000 to 4,999 ★. Published odds per card pulled: 3%. Rarity: Epic.

## More repos by openhwfoundation

- [openhwfoundation/cv32e40p · ★ 1,319 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40p)
- [openhwfoundation/core-v-verif · ★ 738 · Assembly · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/core-v-verif)
- [openhwfoundation/cvw · ★ 659 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvw)
- [openhwfoundation/cvfpu · ★ 648 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cvfpu)
- [openhwfoundation/core-v-cores · ★ 380 · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/core-v-cores)
- [openhwfoundation/force-riscv · ★ 321 · C++ · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/force-riscv)

## Nearby in Assembly

- [netwide-assembler/nasm · ★ 3,344 · Assembly · RC](https://repo.masters-masters.com/en/repos/netwide-assembler/nasm)
- [virtualagc/virtualagc · ★ 3,339 · Assembly · RC](https://repo.masters-masters.com/en/repos/virtualagc/virtualagc)
- [SpinalHDL/VexRiscv · ★ 3,302 · Assembly · RC](https://repo.masters-masters.com/en/repos/SpinalHDL/VexRiscv)
- [nemasu/asmttpd · ★ 3,092 · Assembly · RC](https://repo.masters-masters.com/en/repos/nemasu/asmttpd)
- [pooler/cpuminer · ★ 3,006 · Assembly · RC](https://repo.masters-masters.com/en/repos/pooler/cpuminer)
- [SheerSt/pokewilds · ★ 2,924 · Assembly · RC](https://repo.masters-masters.com/en/repos/SheerSt/pokewilds)

---
Data: GitHub · Illustration: the project’s public image, pixelated by RepoMasters.