# padhi499/Image-Classification-using-CNN-on-FPGA

<https://repo.masters-masters.com/en/repos/padhi499/Image-Classification-using-CNN-on-FPGA>

[Home](https://repo.masters-masters.com/en) › [padhi499](https://repo.masters-masters.com/en/owners/padhi499) › [Image-Classification-using-CNN-on-FPGA](https://repo.masters-masters.com/en/repos/padhi499/Image-Classification-using-CNN-on-FPGA)

padhi499/Image-Classification-using-CNN-on-FPGA has 169 stars on GitHub. Its RepoMasters card: Prototype tier. Project is about designing a Trained Neural…

| Field | Value |
| --- | --- |
| Owner | [padhi499](https://repo.masters-masters.com/en/owners/padhi499) |
| Stars | 169 |
| Forks | 29 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2020 |
| Topics | fpga, cnn, matlab, deep-learning, verilog |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [padhi499/Image-Classification-using-CNN-on-FPGA](https://github.com/padhi499/Image-Classification-using-CNN-on-FPGA) |

## Repository

Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [liuqdev/8-bits-RISC-CPU-Verilog · ★ 169 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/liuqdev/8-bits-RISC-CPU-Verilog)
- [dan-rodrigues/icestation-32 · ★ 169 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/dan-rodrigues/icestation-32)
- [keplertech/naja · ★ 169 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/keplertech/naja)
- [andres-mancera/ethernet\_10ge\_mac\_SV\_UVM\_tb · ★ 168 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/andres-mancera/ethernet_10ge_mac_SV_UVM_tb)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.