# pnnl/OpenCGRA

<https://repo.masters-masters.com/en/repos/pnnl/OpenCGRA>

[Home](https://repo.masters-masters.com/en) › [pnnl](https://repo.masters-masters.com/en/owners/pnnl) › [OpenCGRA](https://repo.masters-masters.com/en/repos/pnnl/OpenCGRA)

pnnl/OpenCGRA has 184 stars on GitHub. Its RepoMasters card: Prototype tier. OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.

| Field | Value |
| --- | --- |
| Owner | [pnnl](https://repo.masters-masters.com/en/owners/pnnl) |
| Stars | 184 |
| Forks | 28 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2020 |
| Topics | opencgra, open-source-hardware |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [pnnl/OpenCGRA](https://github.com/pnnl/OpenCGRA) |

## Repository

OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by pnnl

- [pnnl/neuromancer · ★ 1,397 · Python · Beta](https://repo.masters-masters.com/en/repos/pnnl/neuromancer)
- [pnnl/HyperNetX · ★ 721 · Python · Beta](https://repo.masters-masters.com/en/repos/pnnl/HyperNetX)
- [pnnl/QASMBench · ★ 183 · OpenQASM · Prototype](https://repo.masters-masters.com/en/repos/pnnl/QASMBench)
- [pnnl/safekit · ★ 144 · Python · Prototype](https://repo.masters-masters.com/en/repos/pnnl/safekit)
- [pnnl/SHAD · ★ 138 · C++ · Prototype](https://repo.masters-masters.com/en/repos/pnnl/SHAD)
- [pnnl/NWGraph · ★ 101 · C++ · Prototype](https://repo.masters-masters.com/en/repos/pnnl/NWGraph)

## Nearby in Verilog

- [thousrm/universal\_NPU-CNN\_accelerator · ★ 185 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/thousrm/universal_NPU-CNN_accelerator)
- [openrisc/or1200 · ★ 184 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/openrisc/or1200)
- [ash-olakangal/RISC-V-Processor · ★ 184 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ash-olakangal/RISC-V-Processor)
- [zhanghai/archexp · ★ 182 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/zhanghai/archexp)
- [sfmth/OpenSpike · ★ 182 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/sfmth/OpenSpike)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.