# pulp-platform/common\_cells

<https://repo.masters-masters.com/en/repos/pulp-platform/common_cells>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [common\_cells](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)

pulp-platform/common\_cells has 814 stars on GitHub. Its RepoMasters card: Beta tier. Common SystemVerilog components Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 814 |
| Forks | 208 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2018 |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [pulp-platform/common\_cells](https://github.com/pulp-platform/common_cells) |

## Repository

Common SystemVerilog components

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,743 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,074 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/pulp-dronet · ★ 629 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 572 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 561 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)
- [pulp-platform/pulpissimo · ★ 501 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulpissimo)

## Nearby in SystemVerilog

- [chipsalliance/Cores-VeeR-EH1 · ★ 971 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH1)
- [westerndigitalcorporation/swerv\_eh1 · ★ 882 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/westerndigitalcorporation/swerv_eh1)
- [black-parrot/black-parrot · ★ 840 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/black-parrot/black-parrot)
- [projf/projf-explore · ★ 799 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/projf/projf-explore)
- [hwayne/lets-prove-leftpad · ★ 758 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/hwayne/lets-prove-leftpad)
- [bespoke-silicon-group/basejump\_stl · ★ 692 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/basejump_stl)

---
Data: GitHub · Illustration: the project’s public image, pixelated by RepoMasters.