# pulp-platform/hero

<https://repo.masters-masters.com/en/repos/pulp-platform/hero>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [hero](https://repo.masters-masters.com/en/repos/pulp-platform/hero)

pulp-platform/hero has 113 stars on GitHub. Its RepoMasters card: Prototype tier. Heterogeneous Research Platform (HERO) for exploration of heterogeneous…

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 113 |
| Forks | 30 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2020 |
| Topics | computer-architecture, heterogeneous-computing, heterogeneous-parallel-programming, many-core-architectures, shared-memory, openmp-offloading, openmp-parallelization, iommu, unified-virtual-memory, riscv |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [pulp-platform/hero](https://github.com/pulp-platform/hero) |

## Repository

Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware.

Archived: this repository is read-only

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,745 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,074 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/common\_cells · ★ 814 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [pulp-platform/pulp-dronet · ★ 630 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 573 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 562 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)

## Nearby in SystemVerilog

- [chili-chips-ba/openCologne-PCIE · ★ 116 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne-PCIE)
- [chili-chips-ba/openPCIE · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openPCIE)
- [nand2mario/z8086 · ★ 114 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/nand2mario/z8086)
- [mole99/greyhound-ihp · ★ 112 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mole99/greyhound-ihp)
- [Verdvana/AXI4\_Interconnect · ★ 111 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Verdvana/AXI4_Interconnect)
- [ttchisholm/10g-low-latency-ethernet · ★ 111 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ttchisholm/10g-low-latency-ethernet)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.