# pulp-platform/iDMA

<https://repo.masters-masters.com/en/repos/pulp-platform/iDMA>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [iDMA](https://repo.masters-masters.com/en/repos/pulp-platform/iDMA)

pulp-platform/iDMA has 254 stars on GitHub. Its RepoMasters card: Alpha tier. A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 254 |
| Forks | 63 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2022 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [pulp-platform/iDMA](https://github.com/pulp-platform/iDMA) |

## Repository

A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,745 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,074 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/common\_cells · ★ 814 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [pulp-platform/pulp-dronet · ★ 630 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 573 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 562 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)

## Nearby in SystemVerilog

- [chipsalliance/Cores-VeeR-EH2 · ★ 283 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH2)
- [intel/fpga-npu · ★ 267 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/intel/fpga-npu)
- [mathis-s/SoomRV · ★ 258 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/mathis-s/SoomRV)
- [dpretet/axi-crossbar · ★ 250 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/dpretet/axi-crossbar)
- [ARC-Lab-UF/sv-tutorial · ★ 248 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/ARC-Lab-UF/sv-tutorial)
- [apfaudio/eurorack-pmod · ★ 241 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/apfaudio/eurorack-pmod)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.