# pulp-platform/pulp\_cluster

<https://repo.masters-masters.com/en/repos/pulp-platform/pulp_cluster>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [pulp\_cluster](https://repo.masters-masters.com/en/repos/pulp-platform/pulp_cluster)

pulp-platform/pulp\_cluster has 123 stars on GitHub. Its RepoMasters card: Prototype tier. The multi-core cluster of a PULP system. Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 123 |
| Forks | 36 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [pulp-platform/pulp\_cluster](https://github.com/pulp-platform/pulp_cluster) |

## Repository

The multi-core cluster of a PULP system.

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,743 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,073 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/common\_cells · ★ 813 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [pulp-platform/pulp-dronet · ★ 629 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 572 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 561 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)

## Nearby in SystemVerilog

- [meiniKi/FazyRV · ★ 124 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/meiniKi/FazyRV)
- [RC4ML/Shuhai · ★ 123 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/RC4ML/Shuhai)
- [openhwfoundation/cv-hpdcache · ★ 123 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/openhwfoundation/cv-hpdcache)
- [zero-day-labs/riscv-iommu · ★ 122 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/zero-day-labs/riscv-iommu)
- [daglem/reDIP-SID · ★ 121 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/daglem/reDIP-SID)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.