# pulp-platform/register\_interface

<https://repo.masters-masters.com/en/repos/pulp-platform/register_interface>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [register\_interface](https://repo.masters-masters.com/en/repos/pulp-platform/register_interface)

pulp-platform/register\_interface has 141 stars on GitHub. Its RepoMasters card: Prototype tier. Generic Register Interface (contains various adapters)

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 141 |
| Forks | 41 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [pulp-platform/register\_interface](https://github.com/pulp-platform/register_interface) |

## Repository

Generic Register Interface (contains various adapters)

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,743 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,073 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/common\_cells · ★ 813 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [pulp-platform/pulp-dronet · ★ 629 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 572 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 561 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)

## Nearby in SystemVerilog

- [amd/mini-isp · ★ 147 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/amd/mini-isp)
- [zeroasiccorp/wildebeest · ★ 146 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/zeroasiccorp/wildebeest)
- [chipsalliance/uvm-verilator · ★ 142 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chipsalliance/uvm-verilator)
- [marcoz001/axi-uvm · ★ 140 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/marcoz001/axi-uvm)
- [openhwfoundation/cva5 · ★ 140 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/openhwfoundation/cva5)
- [MiSTer-devel/C64\_MiSTer · ★ 139 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/C64_MiSTer)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.