# pulp-platform/riscv-dbg

<https://repo.masters-masters.com/en/repos/pulp-platform/riscv-dbg>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [riscv-dbg](https://repo.masters-masters.com/en/repos/pulp-platform/riscv-dbg)

pulp-platform/riscv-dbg has 333 stars on GitHub. Its RepoMasters card: Alpha tier. RISC-V Debug Support for our PULP RISC-V Cores Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 333 |
| Forks | 101 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2019 |
| Topics | riscv, debug |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [pulp-platform/riscv-dbg](https://github.com/pulp-platform/riscv-dbg) |

## Repository

RISC-V Debug Support for our PULP RISC-V Cores

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,745 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,074 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/common\_cells · ★ 814 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [pulp-platform/pulp-dronet · ★ 630 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 573 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 562 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)

## Nearby in SystemVerilog

- [MPSU/APS · ★ 362 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/MPSU/APS)
- [chipsalliance/Cores-VeeR-EL2 · ★ 349 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EL2)
- [RHSResearchLLC/NiteFury-and-LiteFury · ★ 337 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/RHSResearchLLC/NiteFury-and-LiteFury)
- [VerificationExcellence/UVMReference · ★ 308 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/VerificationExcellence/UVMReference)
- [bespoke-silicon-group/bsg\_manycore · ★ 305 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/bespoke-silicon-group/bsg_manycore)
- [pulp-platform/croc · ★ 294 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/croc)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.