# pulp-platform/snitch

<https://repo.masters-masters.com/en/repos/pulp-platform/snitch>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [snitch](https://repo.masters-masters.com/en/repos/pulp-platform/snitch)

pulp-platform/snitch has 229 stars on GitHub. Its RepoMasters card: Prototype tier. ⛔ DEPRECATED ⛔ Lean but mean RISC-V system\! Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 229 |
| Forks | 52 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2020 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [pulp-platform/snitch](https://github.com/pulp-platform/snitch) |

## Repository

⛔ DEPRECATED ⛔ Lean but mean RISC-V system\!

Archived: this repository is read-only

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,745 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,074 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/common\_cells · ★ 814 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [pulp-platform/pulp-dronet · ★ 630 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 573 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 562 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)

## Nearby in SystemVerilog

- [apfaudio/eurorack-pmod · ★ 241 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/apfaudio/eurorack-pmod)
- [risclite/SuperScalar-RISCV-CPU · ★ 239 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/risclite/SuperScalar-RISCV-CPU)
- [zama-ai/hpu\_fpga · ★ 233 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/zama-ai/hpu_fpga)
- [svunit/svunit · ★ 227 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/svunit/svunit)
- [subbdue/systemverilog.io · ★ 226 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/subbdue/systemverilog.io)
- [agg23/openfpga-NES · ★ 224 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/agg23/openfpga-NES)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.