# pulp-platform/tech\_cells\_generic

<https://repo.masters-masters.com/en/repos/pulp-platform/tech_cells_generic>

[Home](https://repo.masters-masters.com/en) › [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) › [tech\_cells\_generic](https://repo.masters-masters.com/en/repos/pulp-platform/tech_cells_generic)

pulp-platform/tech\_cells\_generic has 102 stars on GitHub. Its RepoMasters card: Prototype tier. Technology dependent cells instantiated in the design for…

| Field | Value |
| --- | --- |
| Owner | [pulp-platform](https://repo.masters-masters.com/en/owners/pulp-platform) |
| Stars | 102 |
| Forks | 47 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2018 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [pulp-platform/tech\_cells\_generic](https://github.com/pulp-platform/tech_cells_generic) |

## Repository

Technology dependent cells instantiated in the design for generic process (simulation, FPGA)

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by pulp-platform

- [pulp-platform/axi · ★ 1,743 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/axi)
- [pulp-platform/pulpino · ★ 1,073 · C · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/pulpino)
- [pulp-platform/common\_cells · ★ 813 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/pulp-platform/common_cells)
- [pulp-platform/pulp-dronet · ★ 629 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp-dronet)
- [pulp-platform/pulp · ★ 572 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/pulp)
- [pulp-platform/ara · ★ 561 · C · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/ara)

## Nearby in SystemVerilog

- [OPAE/intel-fpga-bbb · ★ 104 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/OPAE/intel-fpga-bbb)
- [YosysHQ/nerv · ★ 103 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/YosysHQ/nerv)
- [chili-chips-ba/openeye-CamSI · ★ 102 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openeye-CamSI)
- [mirseo/JSilicon · ★ 101 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/mirseo/JSilicon)
- [pavona/pavona · ★ 101 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/pavona/pavona)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.