# rejunity/tiny-asic-1\_58bit-matrix-mul

<https://repo.masters-masters.com/en/repos/rejunity/tiny-asic-1_58bit-matrix-mul>

[Home](https://repo.masters-masters.com/en) › [rejunity](https://repo.masters-masters.com/en/owners/rejunity) › [tiny-asic-1\_58bit-matrix-mul](https://repo.masters-masters.com/en/repos/rejunity/tiny-asic-1_58bit-matrix-mul)

rejunity/tiny-asic-1\_58bit-matrix-mul has 197 stars on GitHub. Its RepoMasters card: Prototype tier. Tiny ASIC implementation for "The Era of 1-bit LLMs All…

| Field | Value |
| --- | --- |
| Owner | [rejunity](https://repo.masters-masters.com/en/owners/rejunity) |
| Stars | 197 |
| Forks | 16 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2024 |
| Topics | asic, llm-inference, systolic-arrays, tinytapeout |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [rejunity/tiny-asic-1\_58bit-matrix-mul](https://github.com/rejunity/tiny-asic-1_58bit-matrix-mul) |

## Repository

Tiny ASIC implementation for "The Era of 1-bit LLMs All Large Language Models are in 1.58 Bits" matrix multiplication unit

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by rejunity

- [rejunity/z80-open-silicon · ★ 814 · Verilog · Beta](https://repo.masters-masters.com/en/repos/rejunity/z80-open-silicon)

## Nearby in Verilog

- [benreynwar/fft-dit-fpga · ★ 198 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/benreynwar/fft-dit-fpga)
- [ben-marshall/uart · ★ 198 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ben-marshall/uart)
- [thedatabusdotio/fpga-ml-accelerator · ★ 198 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/thedatabusdotio/fpga-ml-accelerator)
- [hrvach/fpg1 · ★ 195 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/hrvach/fpg1)
- [ulixxe/usb\_cdc · ★ 194 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ulixxe/usb_cdc)
- [muditbhargava66/High-Frequency-Trading-FPGA-System · ★ 194 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/muditbhargava66/High-Frequency-Trading-FPGA-System)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.