# rsd-devel/rsd

<https://repo.masters-masters.com/en/repos/rsd-devel/rsd>

[Home](https://repo.masters-masters.com/en) › [rsd-devel](https://repo.masters-masters.com/en/owners/rsd-devel) › [rsd](https://repo.masters-masters.com/en/repos/rsd-devel/rsd)

rsd-devel/rsd has 1,214 stars on GitHub. Its RepoMasters card: Beta tier. RSD: RISC-V Out-of-Order Superscalar Processor Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [rsd-devel](https://repo.masters-masters.com/en/owners/rsd-devel) |
| Stars | 1,214 |
| Forks | 121 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2019 |
| Tier | [Beta (700 to 1,999 ★)](https://repo.masters-masters.com/en/ranks/box_office) |
| View on GitHub | [rsd-devel/rsd](https://github.com/rsd-devel/rsd) |

## Repository

RSD: RISC-V Out-of-Order Superscalar Processor

The tier for repos with 700 to 1,999 ★. Published odds per card pulled: 6%. Rarity: Rare.

## Nearby in SystemVerilog

- [hughperkins/VeriGPU · ★ 1,405 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/hughperkins/VeriGPU)
- [openhwfoundation/cv32e40p · ★ 1,319 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40p)
- [hdl-util/hdmi · ★ 1,310 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/hdl-util/hdmi)
- [syntacore/scr1 · ★ 1,013 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/syntacore/scr1)
- [fpganinja/taxi · ★ 1,004 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/fpganinja/taxi)
- [chipsalliance/Cores-VeeR-EH1 · ★ 971 · SystemVerilog · Beta](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH1)

---
Data: GitHub · Illustration: the project’s public image, pixelated by RepoMasters.