# seabeam/yuu\_ahb

<https://repo.masters-masters.com/en/repos/seabeam/yuu_ahb>

[Home](https://repo.masters-masters.com/en) › [seabeam](https://repo.masters-masters.com/en/owners/seabeam) › [yuu\_ahb](https://repo.masters-masters.com/en/repos/seabeam/yuu_ahb)

seabeam/yuu\_ahb has 106 stars on GitHub. Its RepoMasters card: Prototype tier. UVM AHB VIP Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [seabeam](https://repo.masters-masters.com/en/owners/seabeam) |
| Stars | 106 |
| Forks | 24 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | MIT |
| Created | 2019 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [seabeam/yuu\_ahb](https://github.com/seabeam/yuu_ahb) |

## Repository

UVM AHB VIP

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [spcl/pspin · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/spcl/pspin)
- [WangXuan95/UH-JLS · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/UH-JLS)
- [chili-chips-ba/openCologne · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne)
- [gundy/tiny-synth · ★ 105 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/gundy/tiny-synth)
- [OPAE/intel-fpga-bbb · ★ 104 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/OPAE/intel-fpga-bbb)
- [YosysHQ/nerv · ★ 103 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/YosysHQ/nerv)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.