# spcl/pspin

<https://repo.masters-masters.com/en/repos/spcl/pspin>

[Home](https://repo.masters-masters.com/en) › [spcl](https://repo.masters-masters.com/en/owners/spcl) › [pspin](https://repo.masters-masters.com/en/repos/spcl/pspin)

spcl/pspin has 108 stars on GitHub. Its RepoMasters card: Prototype tier. PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power…

| Field | Value |
| --- | --- |
| Owner | [spcl](https://repo.masters-masters.com/en/owners/spcl) |
| Stars | 108 |
| Forks | 20 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2021 |
| Topics | packet-processing, in-network-compute, spin, networking, pulp |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [spcl/pspin](https://github.com/spcl/pspin) |

## Repository

PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## More repos by spcl

- [spcl/graph-of-thoughts · ★ 2,851 · Python · RC](https://repo.masters-masters.com/en/repos/spcl/graph-of-thoughts)
- [spcl/dace · ★ 598 · Python · Alpha](https://repo.masters-masters.com/en/repos/spcl/dace)
- [spcl/QuaRot · ★ 540 · Python · Alpha](https://repo.masters-masters.com/en/repos/spcl/QuaRot)
- [spcl/gemm\_hls · ★ 394 · C++ · Alpha](https://repo.masters-masters.com/en/repos/spcl/gemm_hls)
- [spcl/pymlir · ★ 269 · Python · Alpha](https://repo.masters-masters.com/en/repos/spcl/pymlir)
- [spcl/MRAG · ★ 242 · Python · Prototype](https://repo.masters-masters.com/en/repos/spcl/MRAG)

## Nearby in SystemVerilog

- [Weiyet/MakerCode\_RTLChallenge · ★ 109 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/Weiyet/MakerCode_RTLChallenge)
- [WangXuan95/UH-JLS · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/WangXuan95/UH-JLS)
- [chili-chips-ba/openCologne · ★ 108 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/chili-chips-ba/openCologne)
- [seabeam/yuu\_ahb · ★ 106 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/seabeam/yuu_ahb)
- [gundy/tiny-synth · ★ 105 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/gundy/tiny-synth)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.