# srg320/Saturn\_MiSTer

<https://repo.masters-masters.com/en/repos/srg320/Saturn_MiSTer>

[Home](https://repo.masters-masters.com/en) › [srg320](https://repo.masters-masters.com/en/owners/srg320) › [Saturn\_MiSTer](https://repo.masters-masters.com/en/repos/srg320/Saturn_MiSTer)

srg320/Saturn\_MiSTer has 166 stars on GitHub. Its RepoMasters card: Prototype tier. Language: SystemVerilog.

| Field | Value |
| --- | --- |
| Owner | [srg320](https://repo.masters-masters.com/en/owners/srg320) |
| Stars | 166 |
| Forks | 16 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | None |
| Created | 2021 |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [srg320/Saturn\_MiSTer](https://github.com/srg320/Saturn_MiSTer) |

## Repository

No description.

Archived: this repository is read-only

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in SystemVerilog

- [riscv-verification/RVVI · ★ 168 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/riscv-verification/RVVI)
- [bsc-loca/sargantana · ★ 168 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/bsc-loca/sargantana)
- [munetomo-maruyama/mmRISC-2 · ★ 168 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/munetomo-maruyama/mmRISC-2)
- [gnodipac886/ViT-FPGA-TPU · ★ 165 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/gnodipac886/ViT-FPGA-TPU)
- [GodelMachine/AHB2 · ★ 164 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/GodelMachine/AHB2)
- [openhwfoundation/cv32e40s · ★ 163 · SystemVerilog · Prototype](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40s)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.