# stffrdhrn/sdram-controller

<https://repo.masters-masters.com/en/repos/stffrdhrn/sdram-controller>

[Home](https://repo.masters-masters.com/en) › [stffrdhrn](https://repo.masters-masters.com/en/owners/stffrdhrn) › [sdram-controller](https://repo.masters-masters.com/en/repos/stffrdhrn/sdram-controller)

stffrdhrn/sdram-controller has 389 stars on GitHub. Its RepoMasters card: Alpha tier. Verilog SDRAM memory controller Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [stffrdhrn](https://repo.masters-masters.com/en/owners/stffrdhrn) |
| Stars | 389 |
| Forks | 107 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | None |
| Created | 2015 |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [stffrdhrn/sdram-controller](https://github.com/stffrdhrn/sdram-controller) |

## Repository

Verilog SDRAM memory controller

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## Nearby in Verilog

- [secworks/sha256 · ★ 394 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/secworks/sha256)
- [Evensgn/RISC-V-CPU · ★ 392 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Evensgn/RISC-V-CPU)
- [Arlet/verilog-6502 · ★ 391 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/Arlet/verilog-6502)
- [ridecore/ridecore · ★ 387 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ridecore/ridecore)
- [pulp-platform/cheshire · ★ 385 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/cheshire)
- [abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU · ★ 383 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/abdelazeem201/Systolic-array-implementation-in-RTL-for-TPU)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.