# thousrm/universal\_NPU-CNN\_accelerator

<https://repo.masters-masters.com/en/repos/thousrm/universal_NPU-CNN_accelerator>

[Home](https://repo.masters-masters.com/en) › [thousrm](https://repo.masters-masters.com/en/owners/thousrm) › [universal\_NPU-CNN\_accelerator](https://repo.masters-masters.com/en/repos/thousrm/universal_NPU-CNN_accelerator)

thousrm/universal\_NPU-CNN\_accelerator has 184 stars on GitHub. Its RepoMasters card: Prototype tier. hardware design of universal NPU(CNN accelerator) for…

| Field | Value |
| --- | --- |
| Owner | [thousrm](https://repo.masters-masters.com/en/owners/thousrm) |
| Stars | 184 |
| Forks | 17 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2023 |
| Topics | cnn, hardware-design, npu, verilog, cnn-accelerator, asic-design |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [thousrm/universal\_NPU-CNN\_accelerator](https://github.com/thousrm/universal_NPU-CNN_accelerator) |

## Repository

hardware design of universal NPU(CNN accelerator) for various convolution neural network

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [ZipCPU/vgasim · ★ 185 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ZipCPU/vgasim)
- [openrisc/or1200 · ★ 184 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/openrisc/or1200)
- [pnnl/OpenCGRA · ★ 184 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/pnnl/OpenCGRA)
- [ash-olakangal/RISC-V-Processor · ★ 183 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ash-olakangal/RISC-V-Processor)
- [zhanghai/archexp · ★ 182 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/zhanghai/archexp)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.