# tymonx/logic

<https://repo.masters-masters.com/en/repos/tymonx/logic>

[Home](https://repo.masters-masters.com/en) › [tymonx](https://repo.masters-masters.com/en/owners/tymonx) › [logic](https://repo.masters-masters.com/en/repos/tymonx/logic)

tymonx/logic has 292 stars on GitHub. Its RepoMasters card: Alpha tier. CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL…

| Field | Value |
| --- | --- |
| Owner | [tymonx](https://repo.masters-masters.com/en/owners/tymonx) |
| Stars | 292 |
| Forks | 62 |
| Language | [SystemVerilog](https://repo.masters-masters.com/en/languages/systemverilog) |
| License | Apache-2.0 |
| Created | 2017 |
| Topics | verilog, systemverilog, hdl, systemc, uvm, cpp, cmake, modelsim, verilator, verification |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [tymonx/logic](https://github.com/tymonx/logic) |

## Repository

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## Nearby in SystemVerilog

- [pulp-platform/croc · ★ 294 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/pulp-platform/croc)
- [veripool/verilog-mode · ★ 293 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/veripool/verilog-mode)
- [harishsg993010/tiny-NPU · ★ 292 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/harishsg993010/tiny-NPU)
- [openhwfoundation/cv32e40x · ★ 289 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/openhwfoundation/cv32e40x)
- [chipsalliance/Cores-VeeR-EH2 · ★ 283 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/chipsalliance/Cores-VeeR-EH2)
- [intel/fpga-npu · ★ 267 · SystemVerilog · Alpha](https://repo.masters-masters.com/en/repos/intel/fpga-npu)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.