# ulixxe/usb\_cdc

<https://repo.masters-masters.com/en/repos/ulixxe/usb_cdc>

[Home](https://repo.masters-masters.com/en) › [ulixxe](https://repo.masters-masters.com/en/owners/ulixxe) › [usb\_cdc](https://repo.masters-masters.com/en/repos/ulixxe/usb_cdc)

ulixxe/usb\_cdc has 194 stars on GitHub. Its RepoMasters card: Prototype tier. Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

| Field | Value |
| --- | --- |
| Owner | [ulixxe](https://repo.masters-masters.com/en/owners/ulixxe) |
| Stars | 194 |
| Forks | 22 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | MIT |
| Created | 2021 |
| Topics | usb-cdc, verilog, fpga, asic, usb, usb-device, tinyfpga-bx, serial, cdc-acm, fomu |
| Tier | [Prototype (100 to 249 ★)](https://repo.masters-masters.com/en/ranks/rush) |
| View on GitHub | [ulixxe/usb\_cdc](https://github.com/ulixxe/usb_cdc) |

## Repository

Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

The tier for repos with 100 to 249 ★. Published odds per card pulled: 70%. Rarity: Common.

## Nearby in Verilog

- [rejunity/tiny-asic-1\_58bit-matrix-mul · ★ 197 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/rejunity/tiny-asic-1_58bit-matrix-mul)
- [hrvach/fpg1 · ★ 195 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/hrvach/fpg1)
- [muditbhargava66/High-Frequency-Trading-FPGA-System · ★ 194 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/muditbhargava66/High-Frequency-Trading-FPGA-System)
- [FPGADude/Digital-Design · ★ 193 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/FPGADude/Digital-Design)
- [bluespec/Toooba · ★ 192 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/bluespec/Toooba)
- [MiSTer-devel/Minimig-AGA\_MiSTer · ★ 191 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/MiSTer-devel/Minimig-AGA_MiSTer)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.