# ultraembedded/core\_jpeg

<https://repo.masters-masters.com/en/repos/ultraembedded/core_jpeg>

[Home](https://repo.masters-masters.com/en) › [ultraembedded](https://repo.masters-masters.com/en/owners/ultraembedded) › [core\_jpeg](https://repo.masters-masters.com/en/repos/ultraembedded/core_jpeg)

ultraembedded/core\_jpeg has 283 stars on GitHub. Its RepoMasters card: Alpha tier. High throughput JPEG decoder in Verilog for FPGA Language: Verilog.

| Field | Value |
| --- | --- |
| Owner | [ultraembedded](https://repo.masters-masters.com/en/owners/ultraembedded) |
| Stars | 283 |
| Forks | 53 |
| Language | [Verilog](https://repo.masters-masters.com/en/languages/verilog) |
| License | Apache-2.0 |
| Created | 2020 |
| Topics | jpeg-decoder, verilog, fpga, mjpeg, motion-jpeg, verilog-hdl, axi-stream |
| Tier | [Alpha (250 to 699 ★)](https://repo.masters-masters.com/en/ranks/b_movie) |
| View on GitHub | [ultraembedded/core\_jpeg](https://github.com/ultraembedded/core_jpeg) |

## Repository

High throughput JPEG decoder in Verilog for FPGA

The tier for repos with 250 to 699 ★. Published odds per card pulled: 20%. Rarity: Uncommon.

## More repos by ultraembedded

- [ultraembedded/riscv · ★ 1,812 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/riscv)
- [ultraembedded/biriscv · ★ 1,329 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/biriscv)
- [ultraembedded/cores · ★ 940 · Verilog · Beta](https://repo.masters-masters.com/en/repos/ultraembedded/cores)
- [ultraembedded/core\_ddr3\_controller · ★ 645 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/ultraembedded/core_ddr3_controller)
- [ultraembedded/FPGAmp · ★ 307 · C · Alpha](https://repo.masters-masters.com/en/repos/ultraembedded/FPGAmp)
- [ultraembedded/riscv\_soc · ★ 213 · Verilog · Prototype](https://repo.masters-masters.com/en/repos/ultraembedded/riscv_soc)

## Nearby in Verilog

- [kramble/FPGA-Litecoin-Miner · ★ 292 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/kramble/FPGA-Litecoin-Miner)
- [openasic-org/xk265 · ★ 292 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/openasic-org/xk265)
- [chipsalliance/f4pga-examples · ★ 290 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/chipsalliance/f4pga-examples)
- [GideonZ/1541ultimate · ★ 276 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/GideonZ/1541ultimate)
- [hamsternz/DisplayPort\_Verilog · ★ 276 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/hamsternz/DisplayPort_Verilog)
- [brianbennett/fpga\_nes · ★ 275 · Verilog · Alpha](https://repo.masters-masters.com/en/repos/brianbennett/fpga_nes)

---
Data: GitHub · Illustration drawn by RepoMasters from the repo’s ID and its language color.